Silicon Architecture

De-spreader

Spreader

data out FIFO

data in FIFO

Error

Detection

Programmable

Clock Generator

General Purpose

Timer

Programmable

Protocol

Controller

Data

Encryption

MPU

Interface

I/O Port

Expansion

To Codec

From Codec

RF

CPU

Bus

I/O

Port

L9002VX SATURN

Power

Management

Status

Previous slide

Next slide

Back to first slide

View graphic version