Power Up Sequence

Power up

Pulse

RESET pin

Hardware RESET set to high for at least 380ns with

steady CLK_IN signal.

If SATURN OSC circuit is used, set OSCEN# to low.

If external clock source is used, wait after clock is stable.

Write to all

Control, Code

& I/O Registers

(except CSR1)

Initialize control, Code Map and I/O registers.

Write CSR1

Pulse software

Reset_bit CSR1[2]

CLK_IN is stable

Set content of CSR1 with Start_bit to high, Reset_bit to low.

Operational

Set content of CSR1 Reset_bit high, then turn Reset_bit to low.

SATURN_Chip_Enable pin is set to high.

Previous slide

Next slide

Back to first slide

View graphic version