Clock Tolerance

• Designed to allow up to 420ppm mismatch between master and slave

• Stringent search and lock criteria will require tighter clock discrepancy

• Multi handset systems shall target for less than 25ppm offset

Previous slide

Next slide

Back to first slide

View graphic version